9th - 12th July

-
1) Integrated clock aligner module with Simulation file.

2) Updated PRBS module to work with data_width = 20.

3) Updated prbs_control file to first align bits received from the RX interface.

4) Received FPGA sent by Florent.

Next Steps :

1) Implement design on FPGA.

2) Add functionality to read/ write primitive attributes using DRP interface.

We have discussed a rough plan for the coming month

Till 15th July - Integrate Clock aligner Module, implement on FPGA and debug if any issues. If time permits code functions to read/write primitive attributes using DRP interface

15th  July - 23rd July - Add features: 1) RX/TX reset, channel reset 2) PLL Lock status 3) Link 4) Loopback mode 5) TX/RX Polarity

23rd July - 31st July -  1) TX Output Swing 2) Precursor control 3) Post cursor control

1st Aug - 6th Aug - Explore Eye scan architecture and if time permits, plot the same.

7th Aug - 12th Aug - Documentation, merging of code and submissions

Comments

Post a Comment

Popular posts from this blog

GSoC 2018 Final Report

-
Image
Project Overview: Bit Error Ratio testers are used to test the quality of signal transreception on a given medium. They also assist in tuning transmitter and receiver parameters so that medium fidelity is maximized. Several secure IP cores exist which may be implemented on FPGA to serve this purpose, one example being iBERT LogiCore by Xilinx. iBERT LogiCore is a GUI application which provides a nice interface for the user to change parameters such as prbs config, output swing, pre/post cursor settings, equalizer settings, etc. and observe the changes in bit error ratio. My project, as part of Google Summer of Code 2018, was to design and test an opensource equivalent of iBERT LogiCore and add most features as detailed in its datasheet. All files are coded in python-based HDL framework - migen and use an SOC ecosystem based on Migen - LiteX , to create the necessary host connections. This IP majorly uses 7 series MGT transceiver primitives GTPE2_COMMON and GTPE2_CHANNEL. Code...
Read more

17th - 19th July

-
Image
1) Implemented simple PMA loopback on te014 board with PRBS data. This was achieved without alignment. 2) There seems to be some issue with the BruteForceClockAligner class and hence the receiver never completes reseting to output the correct phase. 3) Updated the GUI to include MGT functions. Next steps: 1) Look into the issue with the clock aligner class. 2) Add MGT setting event handlers.
Read more

Introduction

-
Hi there! Welcome to my blog. About me :  I am Harsh Gugale, a senior UG student at Indian Institute of Technology (BHU) Varanasi, pursuing a bachelors degree in Electronics Engg. About Google Summer of Code :  Google Summer of Code (GSoC) is a summer internship program by Google where students can work with open source organizations from around the world, contribute to these organizations by either working on existing projects or something entirely new and in turn get paid from Google in doing so! (Cool isn't it?) Organization : I am taking part in GSoC 2018 under TimVideos . TimVideos.us is a group of exciting projects which provide both hardware and software solutions to record and live video stream conferences, meetings, and other presentations. Project : Bit error ratio testers are used to test the quality of signal trans-reception. They are routinely used to test boards with high-speed serial links and tune parameters so that the medium fidelity is maximize...
Read more